

香港中文大學

The Chinese University of Hong Kong

## CENG3430 Rapid Prototyping of Digital Systems Lecture 05: Finite State Machine

### Ming-Chang YANG mcyang@cse.cuhk.edu.hk

## Outline



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

# Finite State Machine (FSM)



- Finite State Machine (FSM): A system jumps from one state to another:
  - Within a pool of finite states, and
  - Upon <u>clock edges</u> and/or <u>input transitions</u>.
- Example of FSM: traffic light, digital watch, CPU, etc.



• Two crucial factors: *time* (*clock edge*) and *state* (*feedback*)

## Outline



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

## **Clock Edge Detection**



• "if" or "wait until" statements can be used to detect the clock edge of a clock signal (e.g., CLK):

### • "if" statement:

- if CLK'event and CLK = '1' -- rising edge
- if CLK'event and CLK = '0' -- falling edge OR
- **if**( rising\_edge(CLK) ) -- rising edge
- if ( falling\_edge(CLK) ) -- falling edge
- "wait until" statement:
   wait until CLK = '1'; -- rising edge
   wait until CLK = '0'; --falling edge

## rising\_edge(CLK) VS. CLK'event



## • **rising\_edge()** function in std\_logic\_1164 library

FUNCTION rising\_edge (SIGNAL s : std\_ulogic) RETURN BOOLEAN IS
BEGIN
RETURN (s'EVENT AND (To\_X01(s) = '1') AND
(To X01(s'LAST\_VALUE) = '0'));

END;

- This function returns a value **TRUE** only when the present value is '1' and the last value is '0'.
- If the past value is something like 'z', 'U' etc. then it will return a FALSE value.
- The statement (clk'event and clk='1')
  - It results **TRUE** when the present value is '1' and there is an edge transition in the clk.
  - It does not see whether the previous value is '0' or not.

Just use rising\_edge() and falling\_edge() functions!

## How to use "if" or "wait until"? (1/2)

 Synchronous Process: Computes values <u>only on</u> <u>clock edges</u> (i.e., only sensitive/sync. to clock signal).

```
– Both "wait-until" or "if" statements can be used:
```

process ← NO sensitivity list implies that there is one clock signal.
begin
wait until clk=`1' ; ← The first statement must be wait until.

```
Usage
of
```

```
"wait
```

```
until" end process
```

Note: IEEE VHDL requires that <u>a process with a wait statement must not</u> have a sensitivity list, and the **first statement** must be **wait until**.

process (clk) ← The clock signal must be in the sensitivity list.
begin

```
Usage
of
```

```
"if" if (rising_edge(clk)) \leftarrow NOT necessary to be the <u>first</u>.
```

```
end process
```

## How to use "if" or "wait until"? (2/2)

- Asynchronous Process: Computes values on clock edges or when asynchronous conditions are TRUE.
  - That is, it must be sensitive to the <u>clock signal</u> (if any), and to <u>all inputs that may affect the asynchronous behavior</u>.
  - For async. processes, only "if" statements can be used:

```
process (clk, input_a, input_b, ...) ← The sensitivity list
begin
...
if( rising_edge(clk) )
...
end process
```

## Outline



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

# Feed-forward and Feedback Paths



• So far, we only learned logic with feed-forward (or open-loop) paths.



- Now, we are going to learn feedback (or closed-loop) paths—the key step of making a finite state machine.
- There are three types of feedback paths:
  - 1) Direct Feedback
  - 2) Feedback using Signals
  - 3) Feedback using Variables

## 1) Direct Feedback

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                                D
                                                     Q
entity feedback 1 is
port(a, clk, reset: in std logic;
                                        clk
     c: buffer std logic);
end feedback 1;
                                                reset
architecture feedback 1 arch of feedback 1 is
begin
  process(clk, reset) -- async.
  begin
    if reset = '1' then c \leq 0';
    elsif rising edge(clk) then
      c <= not(a and c); < <u>not(a and c)</u> will take effect and
                            be assigned to c at the next rising clock edge.
    end if;
  end process;
end feedback 1 arch ;
```



## Internal Feedback: inout or buffer



- Recall (*Lec01*): There are 4 modes of I/O pins:
  - 1) in: Data flows in only
  - 2) out: Data flows out only (cannot be read back by the entity)
  - 3) inout: Data flows **bi-directionally** (i.e., in or out)
  - 4) buffer: Similar to out but it can be read back by the entity



- Both buffer and inout can be read back internally.
  - inout can also read external input signals.

## **Class Exercise 5.1**

• Draw the signal c - Assume initially c = 0elsif rising\_edge(clk) then c <= not(a and c);</pre>



Student ID: \_\_\_\_\_

Name:



Date:

# 2) Feedback using Signals





## **Class Exercise 5.2**

Student ID:	Date:
Name:	



# 3) Feedback using Variables



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                                            Q
entity feedback 3 is
Port(a, clk, reset: in std logic;
                                             clk
      c: buffer std logic);
End feedback 3;
                                                      reset
architecture feedback 3 arch of feedback 3 is
begin
  process -- no sensitivity list
  variable v: std logic; -- local variable v
  begin
     wait until clk = '1';
     if reset = '1' then \mathbf{v} := '0';
     else
                               \leftarrow <u>not (a and c)</u> affects <u>v</u> immediately at <u>the</u>
       v := not(a and c); <u>next rising clock edge</u>.
       c \ll v;
                               \leftarrow The previous new <u>v</u> will be assigned to <u>c</u> at
     end if;
                               the same rising clock edge.
  end process;
end feedback 3 arch ;
                                                                    18
```



## **Direct vs. Signal vs. Variable Feedback**



## Signal Feedback vs. Variable Feedback

- Feedback using signals or variables will have different results.
- Signals
  - Signal assignment "<=" can be treated as a flip-flop.</p>
    - Left-hand-side of "<=" is output</li>
    - Right-hand-side of "<=" is input
  - A signal can be <u>only updated once</u>, when the process is performed at the <u>triggering clock edge</u>.
    - When a signal is assigned to different values by different statements in a process, only the last statement is effective.

### Variables

- Variable assignment ":=" will take effect immediately.
- A variable in a process can be <u>updated many times</u>.

## Outline



- Finite State Machine (FSM) – Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

### **1) Synchronous Inputs** *NOT in sensitivity list*

### **2) Asynchronous Inputs** IN sensitivity list

## Outside Process

Concurrent Statements

## Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic</li>
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

### **1) Synchronous Inputs** *NOT in sensitivity list*

### **2) Asynchronous Inputs** IN sensitivity list

## Outside Process

Concurrent Statements

## **Inside Process**

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic</li>
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

## **Outside Process: Concurrent Statement**

### Signal Assignments outside a Process

- All the statements outside processes are "concurrent".

- All concurrent statements can be interchanged freely.
- Each statement will be executed once when any signal in it changes.
- Signals can be assigned with multiple values if "resolved logic" (i.e., std\_logic rather than std\_ulogic) is allowed.

Ex: architecture test\_arch of test is
 out1 <= in1 and in2; -- concurrent statement
 out2 <= in1 or in2; -- concurrent statement
 out2 <= in2; -- multi-value assignment
 end test\_arch;</pre>

- Variable Assignments outside a Process
  - Variables can only live *inside* processes!



# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

### if/wait until CLK;

### **Clocked Process**

Clock Triggering Exists

### **1) Synchronous Inputs** *NOT in sensitivity list*

### **2) Asynchronous Inputs** IN sensitivity list

### Outside Process – Concurrent Statements

## Inside Process

### Sequential Statements

- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic</li>
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- **Synchronous Inputs**: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# Inside Process: Sequential Statement

- Statements inside process are executed sequentially.
  - The process will be executed once when one or more signals in the sensitivity list changes.

Ex: process(in1, in2) -- sensitivity list
 variable v1, v2: std\_logic;
 begin

- s1 <= in1 and in2;</pre>
- s1 <= in1 or in2;
- v1 := in1 and in2;
- v1 := in1 or in2;

end process

– Signals Assignments (<=) inside a Process:</p>

Only *the last* assignment for a particular signal takes effect.

- Variables Assignments (:=) inside a Process:
   <u>All</u> assignments take effect immediately and sequentially.
- A process can be: "combinational" or "clocked".

# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

### **1) Synchronous Inputs** *NOT in sensitivity list*

### **2) Asynchronous Inputs** IN sensitivity list

### Outside Process – Concurrent Statements

## Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# 1) Combinational Process



### Combinational Process

- <u>NO</u> clock triggering condition can be found inside.
  - Clock Triggering Condition: if (clk='1' and clk'event), (wait until clk='1'), etc.
- Each "<=" is a combinational logic.</p>
- <u>All</u> involved inputs should be in the sensitivity list.
  - Otherwise the results will be unpredictable.
- Ex: combinational\_process: process(in1, in2)
   begin
   out3 <= in1 xor in2;
   out3 <= '1';
   end process;</pre>

## **Class Exercise 5.4**

- 1 signal S1, S2: bit;
- 2 signal S\_OUT: bit\_vector(1 to 8);
- 3 process (S1, S2)
- 4 variable V1, V2: bit;
- 5 begin
- 6 V1 := '1'; 7 V2 := '1';
- 8 S1 <= '1';
- 9 S2 <= '1';
- 10 S OUT(1) <= V1;
- 11 S OUT(2) <= V2;
- 12 S\_OUT(3) <= S1;
- 13  $S_OUT(4) \le S_2;$
- 14 V1 := '0';
- 15 V2 := '0';
- 16 S2 <= '0';
- 17 S\_OUT(5) <= V1;
- 18 S\_OUT(6) <= V2;
- 19 S\_OUT(7) <= S1;
- 20 S\_OUT(8) <= S2;
- 21 end process;

CENG3430 Lec05: Finite State Machines

Studen	t ID: _	
Name:		

- Which line(s) will NOT take effect?
   Answer: \_\_\_\_\_
- When will the process be executed?
   Answer: \_\_\_\_\_\_

- What are the values of s\_out after execution? Answer:
- S\_OUT(1): S\_OU
- S\_OUT(2):
- S\_OUT(3):
- S\_OUT(4):
- S\_OUT(5):
  - S\_OUT(6):
  - S\_OUT(7):
  - S\_OUT(8):

Date:

# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

### Outside Process

Concurrent Statements

## Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# 2) Clocked Process



### Clocked Process

– A clock edge expression can be found inside:

• "if" statement:

```
clocked_process: process(sensitivity list)
begin
```

```
... -- same as combinational process
if (clk='1' and clk'event) then
  out1 <= in1 and in2;
end if;
... -- same as combinational process</pre>
1) Each "<=" is a flip-flop.
2) The assignment takes
effect on next clock edge.
```

end process;

#### • "wait until" statement:

clocked\_process: process -- no sensitivity list begin

```
wait until clk='1';
out1 <= in1 and in2;</pre>
```

end process;

CENG3430 Lec05: Finite State Machines

1) Each "<=" is a flip-flop.

2) The assignment takes effect on next clock edge.

## **Class Exercise 5.5**

Student ID:	Date:
Name:	

Find the signal results after clock edges t1 ~ t4:

#### process

```
signal s1: integer:=1;
```

signal s2: integer:=2;

```
signal s3: integer:=3;
```

begin

```
wait until rising_edge(clk);
```

end process

```
end
```





	t1	t2	t3	t4
s1				
s2				
s3				
sum				

Signals Assignments (<=) inside a Process: Only <u>the last</u> assignment for a particular signal takes effect. Variables Assignments (:=) inside a Process: All assignments take effect immediately and sequentially.

## **Class Exercise 5.6**

Student ID:	Date:
Name:	

Find the signal results after clock edges t1 ~ t4:

#### process

```
variable v1: integer:=1;
```

```
variable v2: integer:=2;
```

```
variable v3: integer:=3;
```

```
begin
```

```
wait until rising_edge(clk);
```

$$v1 := v2 + v3;$$
  
 $v2 \cdot = v1 \cdot$ 

$$v_{3} := v_{2};$$

end process

```
end
```

CENG3430 Lec05: Finite State Machines



	t1	t2	t3	t4
<b>v</b> 1				
<b>v</b> 2				
<b>v</b> 3				
sum				

Signals Assignments (<=) inside a Process: Only <u>the last</u> assignment for a particular signal takes effect. Variables Assignments (:=) inside a Process:

<u>All</u> assignments take effect immediately and sequentially.

## **Do Variables Have Memory?**



• Yes. After a process is called, the state of a variable will be kept for being used again next time.

```
library IEEE;
use IEEE.std logic 1164.all;
entity test is port (a, reset v1: in std logic;
                        b, c: out std logic); end test;
architecture test arch of test is
begin
label proc1: process (a, reset v1)
variable v1 : std logic;
                               Waveform Viewer 0 - c:\fndtn\active\projects\test28\test28.tve
begin
                              `□□□□□□ ℃★℃+ C==== | M↓→↓ | →<≡
  if reset v1 = '1' then
                             шшш
                                 50ns/div LLLL
                                         0.0
    v1:= not a;
                             iRESET V1....
  end if;
  b <= a;
  c <= v1;
                                    v1 stays at two different levels
end process label proc1;
                                    depending on previous result.
end test arch;
```

# **Overview: Use of Signals and Variables**

#### architecture body

### **Outside Process**

#### process (sensitivity list)

### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

### **1) Synchronous Inputs** *NOT in sensitivity list*

### **2) Asynchronous Inputs** IN sensitivity list

### Outside Process

- Concurrent Statements

## Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic</li>
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- **Synchronous Inputs**: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# Synchronous & Asynchronous Inputs 🧸

- Besides of the clock signal (CLK), other signals in a clocked process can be classified into two types:
  - 1) Synchronous Inputs (e.g., D input of flip-flops)
    - Inputs that should be checked only at the next clock edge.
    - <u>NO</u> need to put synchronous input signals in the sensitivity list.
  - 2) Asynchronous Inputs (e.g., **RESET** input of flip-flops)
    - Inputs that should be checked either at the next clock edge or when any asynchronous input in the sensitivity list changes.
    - Asynchronous inputs <u>NEVER</u> exist in wait-until clocked processes.

process (CLK, RESET) -- no need to put D, why? begin if (RESET = '1') then Q <= '0'; -- Reset Q immediately elsif CLK = '1' and CLK'event then Q <= D; -- Q follows input D end if; end process; CLK - DFF 42

## **Class Exercise 5.7**

Student	ID:
Name:	

end case;

end if;

end process;

Date:

- What are processes p1 and p2 (combinational or clocked)?
- Which signals are sync., async., or combinational inputs?

```
port(clock, reset: in std logic;
          t light: out std logic vector (2 downto 0));
type traffic state type is (s0, s1,s2,s3);
signal t state: traffic state type; -- internal signal
p1: process(t state)
                                      p2: process
begin
                                      begin
                                        wait until clock='1';
  case (t state) is
    when s0 => t light <= "100";
                                        if reset = '1' then
    when s1 => t light <= "110";
                                           t state \leq s0;
    when s2 => t light <= "001"; else
    when s3 \Rightarrow t light <= "010";
                                           case t state is
  end case;
                                             when s0 \Rightarrow t state \leq s1;
                                             when s1 \Rightarrow t state \leq s2;
end process;
                                             when s2 \Rightarrow t state \leq s3;
                                             when s3 \Rightarrow t state \leq s0;
```
Student	ID
Name:	

Date:

 Based on Class Exercise 5.7, rewrite process p2 using asynchronous reset.

```
sync p2: process
begin
  wait until clock='1';
  if reset = '1' then
      t state \leq s0;
  else
     case t state is
       when s0 \Rightarrow t state \leq s1;
       when s1 \Rightarrow t state \leq s2;
       when s2 \Rightarrow t state \leq s3;
       when s3 \Rightarrow t state \leq s0;
     end case;
  end if;
end process;
```

```
async_p2: process
begin
```

#### Recall: How to use "if" or "wait until"?

- Asynchronous Process: Computes values on clock edges and when asynchronous conditions are TRUE.
  - That is, it must be sensitive to the <u>clock signal</u> (if any), and to <u>all inputs that may affect the asynchronous behavior</u>.
  - Only "if" statements can be used: ②

```
Usage
of
"if"
(rising_edge(clk))
...
end process
```

# **Summary: Inside Process**



#### Signals Assignments (<=) inside a Process</li>

- Only the *last* assignment for a particular signal takes effect.
- Combinational Process: <u>No</u> clock (CLK) triggering
  - Each "<=" is a combinational logic.
  - All involved inputs should be in the sensitivity list.
- Clocked Process: Has clock (CLK) triggering
  - Signal assignments <u>before</u> or <u>outside</u> the clock edge detection:
    - As the same as combinational process.
  - Signal assignments *after* or *inside* the clock edge detection:
    - Each "<=" can be treated as a flip-flop: The signal assignment will take effect at the next clock edge.
    - Synchronous inputs should <u>NOT</u> be in the sensitivity list.
    - Asynchronous inputs should be in the sensitivity list.
- Variables Assignments (:=) inside a Process
  - <u>All</u> assignments take effect immediately and sequentially.

# Summary: Use of Signals and Variables

#### architecture body

#### **Outside Process**

#### process (sensitivity list)

#### **Combinational Process**

NO Clock Triggering

#### if/wait until CLK;

#### **Clocked Process**

Clock Triggering Exists

#### **1) Synchronous Inputs** *NOT in sensitivity list*

#### **2) Asynchronous Inputs** IN sensitivity list

#### Outside Process

Concurrent Statements

#### Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
  - "<=" is a combinational logic
  - All involved inputs should be in the sensitivity list

#### 2) Clocked Process: Has CLK triggering

- "<=" is a flip-flop</li>
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

# **Summary: Multiple Assignments**



#### • Signals

- Outside Process
  - Signals can be assigned with multiple values if "<u>resolved</u> <u>logic</u>" is allowed.
- Inside Process
  - Only <u>the last</u> assignment for that particular signal will take effect.
- Variables
  - Outside Process
    - Variables can only live <u>inside</u> processes!
  - Inside Process
    - <u>ALL</u> variable assignments will take effect immediately and sequentially.

### Outline



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

# **Types of Finite State Machines**



- Moore Machine:
  - Outputs are a function of the present state <u>only</u>.
- Mealy Machine:
  - Outputs are a function of the present state <u>and</u> the present inputs.



https://www.slideshare.net/mirfanjum1/moore-and-mealy-machines-29553482

# Moore Machine (1/3)

Moore Machine:

- Outputs are a function of the present state only.

- An Example of Moore Machine:
  - F1: C <= not (A and C); -- "<=" is a flip-flop
  - F2: D <= not C; -- Moore Machine



*B* is the current output of not(*A* and *C*), but *B* does not need to exist. <u>Writing C <= not(A and C) is enough.</u>

# Moore Machine (2/3)

- The simplest Moore machine uses only one process:
  - 1 architecture moore\_arch of system is
  - 2 signal C: bit; -- state
  - 3 begin

4	D <= not C; combinational logic	← F2
5	process - sequential logic	
6	begin	
7	<pre>wait until rising_edge(clock);</pre>	$\leftarrow$ F1
8	$C \ll not$ (A and $C$ ); flip-flop	
9	end process;	
10 er	nd moore_arch;	



# Moore Machine (3/3)

 $\leftarrow$  F2

 $\leftarrow$  F1

• Using two processes is flexible and easier to design.

process (C) -- combinational begin

D <= not C; -- Moore Machine

end process;

process (clock, reset) -- sequential begin

if reset = '1' then  $c \leq '0'$ ;

elsif rising\_edge(clock) then

 $C \ll not$  (A and C); -- flip-flop

end if;

end process;

Student ID:	-
Name:	

Date:

• Draw the waveform of C (initially C=0)



# Mealy Machine (1/2)

Mealy Machine:

- Outputs are a function of the present state <u>and</u> inputs.

• An Example of Mealy Machine:

F1: C <= not(A or C); -- "<=" is a flip-flop

F2: D <= (A or C); -- Mealy Machine



B is the current output of not(A or C), but B does not need to exist. Writing C <= not(A or C) is enough.



# Mealy Machine (2/2)



 $\leftarrow$  F2

 $\leftarrow$  F1

```
architecture mealy_arch of some_entity is
signal C: std_logic;
begin
```

```
process (A,C) -- combinational logic begin
```

```
D <= (A or C); -- Mealy Machine
```

end process;

```
process(clock, reset) -- sequential logic
```

begin

```
if reset = '1' then c \leq '0';
```

elsif rising\_edge(clock) then

```
C <= not(A or C); -- flip-flop
```

end if;

end process;

end mealy\_arch;

Student ID	:
Name:	

Date:

Draw the waveforms of C and D (initially C=0)



# **VHDL Coding Tips and Styles**



- Separating the combinational and sequential logics.
  - Try to use <u>at least</u> two processes: one contains all combinational logic & the other contains all sequential logic.
- Keeping each process as simple (small) as possible.
  - Try to partition a large process into multiple small ones based on the signals in the sensitivity list.
- Putting every signal that your process needs to know about changes to be in the sensitivity list.
- Avoiding assigning a signal from multiple processes.
  - It may cause the "multi-driven" issue.

### **Recall: What we have done in Lab06**





entity sevenseg is
port( clk : in STD\_LOGIC;
 <u>switch</u> : in STD\_LOGIC\_VECTOR (7 downto 0);
 <u>btn</u> : in STD\_LOGIC;
 <u>ssd</u> : out STD\_LOGIC VECTOR (6 downto 0);
 <u>ssdcat</u> : out STD\_LOGIC );
end sevenseg; underline: external I/O pins
• Task1: Display the input number (XY) in hexadecimal
• Task2: Count down from the input number (XY) to (00)

# Example: Lab06 (1/2)



```
-- generate 1ms and 1s clocks
                                    -- count down
process (clk)
                                  process (s pulse)
begin
                                    begin
  if rising edge (clk) then
                                      if rising edge (s pulse) then
    if (s count = 49999999) then
                                        if (counter en = '1') then
                                           if(counter=0) then
      s pulse <= not s pulse;
      s count <= 0;
                                             counter <= to integer (
    else
                                                        unsigned(switch));
      s count \leq s count + 1;
                                           else
    end if;
                                             counter \leq counter - 1;
    if (ms count = 49999) then
                                         end if;
      ms pulse <= not ms_pulse;....;
                                        end if;
      ms count \leq 0;
    else
                                      counter vec <= std logic vector(
                                                      to unsigned (counter, 8));
      ms count <= ms count + 1;</pre>
                                      end if;
    end If;
  end if:
                                    end process;
end process;
                                    -- update the seven segment display
-- read button (combinational)
                                  ···▶process (ms pulse)
process (btn)
                                      ... -- see the next page
begin
                                    end process;
  if rising edge (btn) then
                                    -- output ssd (combinational)
    counter en <= not counter en;
  end if;
                                    process (digit)
end process;
                                     ... -- see the next page
                                    end process;
```

### Example: Lab06 (2/2)



```
-- generate 1ms and 1s clocks
                                    -- count down
                                  process (s pulse)
process (clk)
                                      ... -- see the previous page
begin
  if rising edge (clk) then
                                    end process;
    if (s count = 49999999) then
                                    -- update the seven segment display
      s pulse <= not s pulse; process (ms_pulse)
      s count \leq 0;
                                    begin
    else
                                      if ms pulse='1' then
                                        if (\overline{counter en} = '1') then
      s count \leq s count + 1;
                                    digit <= counter vec(7 downto 4);</pre>
    end if:
    if (ms count = 49999) then
                                       else
      ms pulse <= not ms pulse; digit <= switch (7 downto 4);
      ms count <= 0;
                                       end if;
    else
                                      else
      ms count <= ms count + 1;</pre>
                                        if(counter en = '1') then
                                    digit <= counter vec(3 downto 0);</pre>
    end If;
  end if;
                                        else
                                    digit <= switch(3 downto 0);</pre>
end process;
                                       end if;
-- read button (combinational)
                                      end if;
                                      ssdcat <= ms pulse; -- select display</pre>
process (btn)
begin
                                    end process;
  if rising edge (btn) then
                                    -- output ssd (combinational)
    counter en <= not counter en; process (digit)
  end if;
                                    begin
end process;
                                      case digit is
                                        when "0000" => ssd <= "1111110";
                                      end case;
                                                                              65
CENG3430 Lec05: Finite State Machines
                                    end process;
```

### Outline



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator

# Example 1) Up/Down Counter



- Up/Down Counters: Generate a sequence of gradually increasing or decreasing counting patterns according to the clock and inputs.
  - **Synchronous Clock**: <u>All clock inputs of state registers (i.e.,</u> <u>flip-flops) are connected.</u>
    - More complex to design
    - More logic
    - Less time delay at outputs
  - Asynchronous Clock: <u>The output of one state register (i.e.,</u> <u>flip-flop) is the clock of another state register.</u>
    - Easier to design
    - Less logic
    - More time delay at outputs

### **4-Bit Sync. Clock Down Counter**





68 http://web.cs.mun.ca/~paul/cs3724/

# **4-Bit Async. Clock Down Counter**





Student ID: \_\_\_\_\_ Name: \_\_\_\_\_

Date:

 Draw the waveforms of COUNT (0) ~ COUNT (3) to show the time delays of a 4-bit async. clock counter:



COUNT(3)

### **Example 2) Pattern Generator**



- Pattern Generator: Generates any pattern we want.
  - Example: the control unit of a CPU, memory controller, traffic light, etc.
- Encoding methods for representing patterns/states:
  - **Binary Encoding**: Using N flip-flops to represent **2**<sup>N</sup> states.
    - Less flip-flops but more combinational logics
  - One-hot Encoding: Using N flip-flops for <u>N</u> states.
    - More flip-lops but less combination logic
  - Xilinx default seeting is one-hot encoding.
    - Change at synthesis  $\rightarrow$  options
    - http://www.xilinx.com/itp/xilinx4/data/docs/sim/vtex9.html

Student	ID:
Name:	

Date:

- Under binary and one-hot encoding schemes, how many bits for the state registers are required, respectively, if you need:

	Binary	One-Hot
4 States		
9 States		
21 States		

Student ID:	Date:
Name:	

• Given the following machine of 4 states: A, B, C and D.



- The machine has an asynchronous **RESET**, a clock signal **CLK** and a 1-bit synchronous input signal **INX**.
- The machine also has a 2-bit output signal **OUTX**.
- Write the complete VHDL program for the design.
- Is this a Moore or Mealy Machine?

library IEEE; use IEEE.std logic 1164.all; entity ex is port( RESET, CLOCK, INX: in STD LOGIC; OUTX: out STD LOGIC VECTOR(1 downto 0)); end x7e; architecture ex arch of ex is type state type is (A, B, C, D); signal s: state type; begin process (CLOCK, RESET) -- sequential end if; begin if then s <= ; OUTX <= " "; elsif then case s is when A =>if INX = ' ' then s <= \_; else s <= ; end if;</pre>

CENG3430 Lec05: Finite State Machines

Student ID: \_\_\_\_\_ Date: Name: when B =>if INX = ' ' then s <= ; else s <= ; end if;</pre> when C =>if INX = ' ' then s <= ; else s <= ; end if;</pre> when D=> if INX = ' ' then s <= ; else s <= ; end if;</pre> end case; end process; process(s) -- combinational begin case s is when  $A \implies OUTX \iff ";$ when  $B \implies OUTX \iff ";$ when C => OUTX <= " "; when  $D \implies OUTX \iff$  "; end process; Moore or Mealy? end ex arch;

## Summary



- Finite State Machine (FSM)
  - Clock Edge Detection
  - Feedback
- Use of Signals and Variables
  - Outside Process: Concurrent Statement
  - Inside Process: Sequential Statement
    - Combinational Process
    - Clocked Process
- Types of FSMs: Moore vs. Mealy
- Practical Examples
  - Up/Down Counter
  - Pattern Generator